


K42Jv SCHEMATIC Revision 2.0

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS_PWR
23	PCH_IBEX(4)_DP, LVDS, CRT
24	PCH_IBEX(5)_PCI, NVRAM, USB
25	PCH_IBEX(6) CPU, GPIO, MISC
26	PCH_IBEX(7)_POWER, GND
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_IC93LV3162
30	EC_IT8512(1/2)
31	EC_IT8512(2/2)KB, TP
32	RST_Reset Circuit
33	JMC251
34	LAN_RJ45
36	CODEC-ALC269
37	AUD_Amp & Jack
38	AUD_FM2010
40	CB_R5C833
41	CB_R5C833
42	CB_4in1 CardReader
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
47	Display Port
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
56	LED_Indicator
57	DSG_Discharge
60	DC_DC & BAT Conn.
61	BT_Bluetooth
64	TUN_TV Tuner
65	ME_Conn & Skew Hole
66	ESA_ESATA
67	PCH_XDP, ONFI
70	VGA_MXM
71	VGA_LVDS Switch
80	PW_VCORE(MAX17034)
81	PW_SYSTEM(MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME_+VM_PWEVG
86	PW_+VGF_X_CORE(MAX17028)
88	PW_CHARGER(MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
92	PW_PROTECT
93	PW_SIGNAL
94	PW_FLOWCHART

BLOCK DIAGRAM



Power

- VCORE
- System
- 1.5VS & 1.05VS
- DDR & VTT
- +2.5VS
- Charger
- Detect
- Load Switch
- Power Protect

Clock Generator
ICS9LV3162

VID controller

Discharge Circuit

DC & BATT. Conn.

PWM Fan

Reset Circuit

Skew Holes

**PCH IBEX
GPIO**

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	-	-	+3VS
GPIO 01	GPO	-	INT TBD	+3VS
GPIO [2:5]	Native	-	EXT PU	+5VS
GPIO 06	GPO	-	INT TBD	+3VS
GPIO 07	GPI	USB30_SMIB	EXT PU	+3VS
GPIO 08	GPI	EC_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	OC5#	EXT PU	+3VSUS
GPIO 10	Native	OC6#	EXT PU	+3VSUS
GPIO 11	GPI	EC_SCI#	EXT PU	+3VSUS
GPIO 12	Native	-	EXT PU	+3VSUS
GPIO 13	GPO	-	-	+3VSUS
GPIO 14	Native	OC7#	EXT PU	+3VSUS
GPIO 15	GPO	-	INT PD	+3VSUS
GPIO 16	GPO	DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 17	GPI	DGPU_PWRGD_PCH	EXT PD	+3VS
GPIO 18	Native	CLK_REQ1#	EXT PU	+3VS
GPIO 19	GPO	-	-	+3VS
GPIO 20	Native	CLKREQ2_WLAN#_R	EXT PD	+3VS
GPIO 21	GPO	-	-	+3VS
GPIO 22	GPO	WLAN_BT_LED	EXT PD	+3VS
GPIO 23	Native	LPC_DRQ#1	-	+3VS
GPIO 24	GPO	-	-	+3VSUS
GPIO 25	Native	CLK_REQ3#	EXT PU	+3VSUS
GPIO 26	Native	CLK_REQ4#(USB 3.0)	EXT PU	+3VSUS
GPIO 27	Native	PCH_VRM_EN	INT WEAK PU	+3VSUS
GPIO 28	GPO	WLAN_ON	-	+3VSUS
GPIO 29	GPO	-	-	+3VSUS
GPIO 30	Native	ME_SusPwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	Native	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	PCH_SPI_OV_RW	INT WEAK PU	+3VS
GPIO 34	Native	STP_PCI#	EXT PU	+3VS
GPIO 35	Native	SATACLKREQ#	EXT PD	+3VS
GPIO 36	GPO	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSNT#	EXT PD	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	USB_OC2#	EXT PU	+3VSUS
GPIO 41	Native	OC2#	EXT PU (Not used)	+3VSUS
GPIO 42	Native	OC3#	EXT PU (Not used)	+3VSUS
GPIO 43	Native	OC4#	EXT PU (Not used)	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU (Not used)	+3VSUS
GPIO 45	Native	CLK_REQ6#	EXT PU (Not used)	+3VSUS
GPIO 46	Native	CLK_REQ7#	EXT PU (Not used)	+3VSUS
GPIO 47	Native	PECLK_REQ#	EXT PU	+3VSUS
GPIO 48	GPO	-	EXT PU	+3VS
GPIO 49	GPO	PCH_TEMP_EN	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU (Not used)	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	GPO	DGPU_SELECT#	EXT PU	+5VS
GPIO 53	GPO	PCI_GNT2#	INT PU	+3VS
GPIO 54	GPO	-	-	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS
GPIO 56	Native	CLKREQ2_GLAN#_R	EXT PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU (DIODE)	+3VSUS
GPIO 58	Native	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	USB_OC01#	EXT PU	+3VSUS
GPIO 60	GPO	-	-	+3VSUS
GPIO 61	Native	PM_SUS_STAT#	-	+3VSUS
GPIO 62	Native	SUS_CLK	-	+3VSUS
GPIO 63	Native	PM_SLP_S5#	-	+3VSUS
GPIO 64	Native	CLK_OUT0	INT TBD	+3VS
GPIO 65	Native	CLK_OUT1	INT TBD	+3VS
GPIO 66	Native	EDID_SELECT#	INT TBD	+3VS
GPIO 67	Native	CLK_OUT3	INT TBD	+3VS
GPIO 72	GPO	PM_BATLOW#	EXT PU (Not used)	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU (Not used)	+3VSUS
GPIO 74	GPO	-	EXT PU (Not used)	+3VSUS
GPIO 75	Native	SML1_DATA	EXT PU	+3VSUS

**EC
IT8570**

EC GPIO	Use As	Signal Name
GPIO0	O	BW_LED#
GPA1	O	CHG_LED#
GPA2	O	CHG_FULL_LED#
GPA3	-	-
GPA4	O	LCD_BL_PWM
GPA5	O	FAN0_PWM
GPA6	-	-
GPA7	-	-
GPB0	O	BATSEL_0
GPB1	O	BATSEL_1
GPB2	O	ME_AC_PRESENT
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	O	A20GATE
GPB6	O	KB_RST#
GPB7	O	PM_RSMRST#
GPC0	O	CLK_UC
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	O	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5	O	OP_SD#
GPC6	I	BAT1_IN_OC#
GPC7	-	-
GPD0	-	-
GPD1	I	PM_SUSC#
GPD2	I	BUF_PLT_RST#
GPD3	O	EC_SCI#
GPD4	O	EC_SMI#
GPD5	O	LCD_BACKOFF#
GPD6	I	FAN0_TACH
GPD7	I	HDMI_HPD
GPE0	-	-
GPE1	-	-
GPE2	-	-
GPE3	-	-
GPE4	I	PWR_SW#
GPE5	-	-
GPE6	I	LID_SW#
GPE7	-	-
GGP0	-	-
GGP1	O	VSUS_ON
GGP2	O	VTT_DRAM_PWR_SEL1
GGP3	O	VTT_DRAM_PWR_SEL2
GGP4	IO	TP_CLK
GGP5	IO	TP_DAT
GGP6	O	THRO_CPU
GGP7	O	PCH_SPI_OV
GGP0	I	ME_SusPwrDnAck_EC
GGP1	I	PM_SUSB#
GGP2	-	-
GGP6	-	-
GPH0	IO	PM_CLKRUN#
GPH1	O	VGA_DEEPIPLE (TBD)
GPH2	O	CHG_EN
GPH3	O	SUSC_EC#
GPH4	O	SUSB_EC#
GPH5	-	-
GPH6	O	CAP_LED#
GPI0	I	GPU_ALERT#
GPI1	I	SUS_PWRGD
GPI2	I	ALL_SYSTEM_PWRGD
GPI3	I	VRM_PWRGD
GPI4	I	PCH_TEMP_ENABLE
GPI5	I	CPU_VCORE_I_SEN
GPI6	I	DGPU_VCORE_I_SEN
GPI7	-	-
GPJ0	O	CPU_VRON
GPJ1	O	PM_PWRK
GPJ2	O	VSET_EC
GPJ3	O	ISET_EC
GPJ4	O	V_DA_EC/VCORE_SEL1
GPJ5	O	VCORE_SEL2


SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(IC9LV3162)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A4)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
VGA Thermal IC(G781-1)	1001101x (9A)

PCIE 1	USB 0	USB Port (1)
PCIE 2	USB 1	USB Port (2)
PCIE 3	USB 2	USB Port (3)
PCIE 4	USB 3	
PCIE 5	USB 4	
PCIE 6	USB 5	
PCIE 7	USB 6	
PCIE 8	USB 7	
	USB 8	WLAN
	USB 9	CMOS Camera
	USB 10	
	USB 11	
	USB 12	Bluetooth
	USB 13	


SATA 0	SATA HDD (1)
SATA1	SATA ODD

ASUS Title : System Setting
 ASUSTeK COMPUTER INC. N/A Engineer: JAY TSAI
 Size C Project Name K42Jv Rev 1.01
 Date: Thursday, February 11, 2010 Sheet 2 of 95






For Intel GFX display



Stuff these resistors for disable IGPU




DRAMPWROK: (WW35 MoW)
 Choose either one solution: --> Choose solution 2

1. This pin should have an external pull-up of 1K Ohms to 10K Ohms to a rail of 1.05/1.1V which is ON in S0-S3
2. Connect this pin through a voltage divider circuit; recommend 4.75K Ohms pull-up to DDR3 Power Rail (VDDQ) of +V1.5U and a 12K Ohms pull-down to ground to convert to processor's VTT level.







CFG strapping information:

CFG[1:0]: PCI Express Port Bifurcation:(Clarksfield Only)
 - 11 = 1 x 16 PEG (Default)
 - 10 = 2 x 8 PEG


CFG[3]: PCIe Static Numbering Lane Reversal.(Arrandale Only)
 - 1: Normal Operation (Default)
 - 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection.(Arrandale Only)
 - 1: Disabled - No Physical Display Port attached to Embedded DisplayPort
 - 0: Enabled - An external Display Port device is connected to the Embedded Display Port

CFG[7]: Fixed for PCI Express 2.0 jitter specifications.(Clarksfield Only)
 - 1: Connected to GND with 3.01K Ohm/5% resistor for a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact Arrandale functionality.
 - 0: Unmount if Intel has fixed this issue.

Note: (Auburndale)Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

Note: (Clarksfield)Hardware Straps are sampled after RSTIN# de-assertion.



CFG strapping information:

For Arrandale

CFG[2:0]: - Reserved configuration pins. Test points may be placed on these pins on a common motherboard design.

CFG[3]: - PCI Express* Static Lane Numbering Reversal. Lane Reversal will be applied across all 16 Lanes.

- 1: No lane reversal
- 0: Reversal

CFG[4]: - Embedded DisplayPort Detection: This is used to detect the presence of a device on the Embedded DisplayPort.

CFG[17:5]: - Reserved configuration pins.

Note: Hardware straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

For Clarksfield

CFG[1:0]: - PCI Express* Port Bifurcation:

- 11 = 1 x16 PEG
- 10 = 2 x8 PEG

CFG[2]: - Reserved Configuration pins.


CFG[3]: - Reserved (Used by Arrandale Pprocessors for PCI Express* Static Lane Numbering Reversal)

CFG[11:4]: - Reserved configuration pins.


CFG[12]: - N/A on Clarksfield processors.

CFG[17:13]: - Reserved configuration pins.

Note: Hardware straps are sampled after RSTIN# de-assertion.




CPU XDP connector





Update 1105 (R2.0)


		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	8 of 96





		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	9 of 96




		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	10 of 96





		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet 11 of 96	



		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	12 of 96



		Title : NB_****	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	13 of 96



Title :


ASUSTeK COMPUTER INC. NB6

Engineer:

Size	Project Name	Rev
A	K42Jv	1.01

Date: Thursday, February 11, 2010

Sheet 14 of 96



Title :


ASUSTeK COMPUTER INC. NB6

Engineer:


Size	Project Name	Rev
A	K42Jv	1.01

Date: Thursday, February 11, 2010


Sheet 15 of 96



REV 9.2mm



Layout Note: Place these caps near SO DIMMS



STD 5.2mm

Table 2-28. Functional Strap Definitions (Sheet 1 of 5)

Signal	Usage	When Sampled	Comment
SPKR	No Reboot	Rising edge of PWROK	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# de-asserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (the PCH will disable the TCO Timer system reboot feature). The status of this strap is readable using the NO_REBOOT bit (Chipset Config Registers: Offset 3410h:bit 5).
INIT3_3V#	Reserved	Rising edge of PWROK	This signal has a weak internal pull up. Note: the internal pull-up is disabled after PLTRST# de-asserts. NOTE: This signal should not be pulled low.
GNT[3]#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	The signal has a weak internal pull-up. Note: the internal pull-up is disabled after PCIRST# de-asserts. If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode (the PCH inverts A16 for all cycles targeting BIOS space). The status of this strap is readable using the Top Swap bit (Chipset Config Registers: Offset 3414h:bit 0). Note that software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	Integrated 1.05 V VRMs is enabled when high. NOTE: This signal should always be pulled high.

Table 2-28. Functional Strap Definitions (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment															
GNT1# / GPIO51	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	This signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 11). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap. <table border="1"> <thead> <tr> <th>Bit11</th> <th>Bit 10</th> <th>Boot BIOS Destination</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table> NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel® Management Engine or Integrated GbE LAN.	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	PCI	1	1	SPI	0	0	LPC
Bit11	Bit 10	Boot BIOS Destination																
0	1	Reserved																
1	0	PCI																
1	1	SPI																
0	0	LPC																

Table 2-28. Functional Strap Definitions (Sheet 5 of 5)

Signal	Usage	When Sampled	Comment
SDVO_CTRLDA TA	Digital Display Port (Port B)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port B is enabled when sampled high. When sampled low Port B is Disabled.
DDPC_CTRLDA TA	Digital Display Port (Port C)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port C is enabled when sampled high. When sampled low Port C is Disabled.
DDPD_CTRLDA TA	Digital Display Port (Port D)	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. Port D is enabled when sampled high. When sampled low Port D is Disabled.

Table 2-28. Functional Strap Definitions (Sheet 3 of 5)


Signal	Usage	When Sampled	Comment															
GNT[0]#	Boot BIOS Strap bit [0] BBS[0]	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. This field determines the destination of accesses to the BIOS memory range. Also, controllable using Boot BIOS Destination bit (Chipset Config Registers: Offset 3410h:bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. <table border="1"> <thead> <tr> <th>Bit11</th> <th>Bit 10</th> <th>Boot BIOS Destination</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> <tr> <td>1</td> <td>1</td> <td>SPI</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </tbody> </table> NOTE: If option 00 LPC is selected, BIOS may still be placed on LPC; however, all platforms with the PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debug/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.	Bit11	Bit 10	Boot BIOS Destination	0	1	Reserved	1	0	PCI	1	1	SPI	0	0	LPC
Bit11	Bit 10	Boot BIOS Destination																
0	1	Reserved																
1	0	PCI																
1	1	SPI																
0	0	LPC																
GNT2# / GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	This Signal has a weak internal pull-up. Note that the internal pull-up is disabled after PCIRST# de-asserts. Tying this strap low configures DMI for ESI compatible operation. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.															
NV_ALE	Reserved	Rising edge of PWROK	This signal has a weak internal pull down. NOTE: This signal should not be pulled high.															

Table 2-28. Functional Strap Definitions (Sheet 4 of 5)

Signal	Usage	When Sampled	Comment
HDA_DOCK_EN#/GPIO[33]	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of PWROK	Signal has a weak internal pull-up. If strap is sampled high, the security measures defined in the Flash Descriptor will be in effect (default). If sampled low, the Flash Descriptor Security will be overridden. This strap should only be asserted low using external pull down in manufacturing/debug environments ONLY. NOTE: Asserting the GPIO33 low on the rising edge of PWROK will also halt Intel® Management Engine after chipset bringup and disable runtime Intel® Management Engine features. This is a debug mode and must not be asserted after manufacturing/debug.
SP1_MOSI	TPM Functionality Disable	Rising edge of MEPWROK	This signal has a weak internal pull-down resistor. This signal must be sampled low.
NV_CLE	DMI Termination Voltage	Rising edge of PWROK	This signal has a weak internal pull-down.
HDA_SDO	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull down. NOTE: This signal should not be pulled high.
GPIO8	Reserved	Rising edge of RSMRST#	This signal has a weak internal pull up. Note that the weak internal pull-up is disabled after RSMRST# de-asserts. NOTE: This signal should not be pulled low.
GPIO27	Reserved	Rising edge of RSMRST# pin	This signal should be left as a No Connect.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	This signal has a weak internal pull down. On-Die PLL VR is supplied by 1.5 V when sampled high; 1.8 V when sampled low.
GPIO15	Reserved	Rising edge of RSMRST# pin	Low = Intel® Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel® Management Engine Crypto TLS cipher suite with confidentiality This signal has a weak internal pull down. NOTE: A strong pull up may be needed for GPIO functionality.
L_DDC_DATA	LVDS	Rising Edge of PWROK	This signal has a weak internal pull-down. Note that the weak internal pull-down is disabled after PLTRST# de-asserts. LVDS is enabled when sampled high. When sampled low LVDS is Disabled.

Request by CSC for CMOS clear function







CMOS Settings		JRST2001		TPM Settings		JRST2002	
Clear CMOS	Shunt	Clear ME RTC Registers	Shunt	Clear ME RTC Registers	Shunt	Clear ME RTC Registers	Shunt
Keep CMOS	Open (Default)	Keep ME RTC Registers	Open (Default)	Keep ME RTC Registers	Open (Default)	Keep ME RTC Registers	Open (Default)



DG2_0 P297
RTRCRST# and SRTCST# can not be shorted together

Strap information:

	B	L
ACZ_SYNC# Select VCCVRR 1.5V or 1.8V (IPD)	1.5V	1.8V
SB_SPKR# No reboot strap (IPD)	No reboot	Disable No reboot
PCH_SPI_OV_RW# (IPU)	No Flash ME FW	Flash ME FW
SPI_SI# IIPM strap. (IPD)	Enable	Disable
PCH_INTVRMEN# Integrated 1.05 V VMM Enable /Disable	Enable	Disable





SATA2,3:
EDS 1.0: SATA port2,port3 may not be available in all PCH SKUs.



R2007 for EA SATA fail

part number 02G010028101

PCH SPI ROM




0122 Add BAT2001 for RTC BATT



Note: Place these resistors near to PCIe Slots

PCH CLKREQ Setting:
Not connected to device.




DG2.0
Section 4.2.4.1: Added 25-MHz Crystal routing guideline.
All Mobile Intel 5 Series Chipset-based Integrated Graphics platforms are required to use a 25-MHz crystal on the PCH XTAL25_IN/OUT to enable the PCH to generate the display clocks. Display Clock generation is integrated into the PCH.

Integrated Graphics platforms that implement DVI/DP/HDMI/e-DP are required to use Display Clock Integration (DCI) (25M crystal to generate PCH display clocks) to improve signal integrity and mitigate risk of electrical compliance and associated functional failures

WW35 Update: Integrated Graphics platforms that use only iVDS and/or VGA Displays may use Buffer Through Mode (BTM) and leave 25-MHz crystal and RC components unpowered

pre-ES1 not support
Reversal Feature



R1.1,item L15






Table 112. Intel ME-EC Interaction Signal List with and without M3 Support

Signal Name	Platform with M3 Support (e.g., Intel® AMT)	Platform without M3 Support (e.g., Intel® ME Ignition Firmware)
SUS_PWR_DN_ACK (GPIO30)	Required	Required
ACPRESENT (GPIO31)	Required	Required Note: Optional if Intel ME FW is Intel® ME Ignition Firmware
SLP_M#	Required	Optional (Tie to SLP_S3#) Note: If SLP_S3# is not routed from PCH to EC, then SLP_M# becomes required from Intel® ME-EC perspective.
SLP_S3#	Optional	Required Note: If SLP_M# is routed from PCH to EC, then SLP_S3# can be optional from Intel ME-EC perspective

NOTE: Optional means that these signals are optional from Intel ME-EC interaction point of view. However, they are platform critical signals and are still required to be routed on the platform.

ME Ignition Firmware is for 2MB SPI core, only PM55 can support on it.




LVDS Disable: (For discrete graphic)

1. NC:
LVDSA_DATA [3:0], LVDSA_DATA# [3:0],
LVDSA_CLK, LVDSA_CLK#, LVDSB_DATA [3:0],
LVDSB_DATA# [3:0], LVDSB_CLK, LVDSB_CLK#
L_VDD_EN, L_BKLTEN, L_BKLTCTL, LVD_VREFH
LVD_VREFL, LVD_IBG, LVD_VBG
2. Connected to GND:
VccALVDS, VccTX_LVDS

CRT Disable: (For discrete graphic)

1. NC:
CRT_RED, CRT_GREEN, CRT_BLUE
CRT_HSYNC, CRT_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:
DAC_IREF
3. Connected to GND:
CRT_ITRN
4. Connect to +V3.3:
VCCADAC

CRB R0.9, DG R0.8: 1k±/-0.5%
Intel checklist recommend:
1.02K PD resistor to 0.5%




- XH40 AD1 NV_BEM# AV3
- XN44 AD1 NV_CE1# AV3
- XN44 AD2 NV_CE2# AV3
- XA38 AD3 NV_CE3# AV3
- XJ34 AD5 NV_DOS0# AV3
- XN45 AD5 NV_DOS1# AV3
- XE36 AD8 AP7
- XH48 AD9 AP8
- XE40 AD10 AP9
- XC40 AD11 NV_DQ0NV_I00 AT6
- XM48 AD12 NV_DQ3NV_I03 AT8
- XM45 AD13 NV_DQ4NV_I04 AT9
- XM40 AD15 NV_DQ5NV_I05 AV3
- XM43 AD15 NV_DQ6NV_I06 BB5
- XM43 AD15 NV_DQ7NV_I07 BA4
- XJ36 AD16 NV_DQ8NV_I08 BB6
- XM43 AD17 NV_DQ9NV_I09 BB7
- XK48 AD18 NV_DQ10NV_I10 BB8
- XM43 AD19 NV_DQ11NV_I11 BB9
- XC42 AD20 NV_DQ12NV_I12 BC0
- XM43 AD21 NV_DQ13NV_I13 BC1
- XJ42 AD22 NV_DQ14NV_I14 BC2
- XJ42 AD23 NV_DQ15NV_I15 BC3
- XK41 AD24 NV_DQ16NV_I16 BC4
- XL44 AD25 NV_DQ17NV_I17 BC5
- XF42 AD28 NV_DQ18NV_I18 BC6
- XJ40 AD28 NV_DQ19NV_I19 BC7
- XN48 AD29 NV_DQ20NV_I20 BC8
- XE44 AD29 NV_DQ21NV_I21 BC9
- XM47 AD30 NV_DQ22NV_I22 BC0
- XM36 AD31 NV_DQ23NV_I23 BC1
- XJ30 C#BE0# C#BE1#
- XG42 C#BE2# C#BE3#
- XG42 C#BE4# C#BE5#
- XG42 C#BE6# C#BE7#
- XG42 C#BE8# C#BE9#
- XG42 C#BE10# C#BE11#
- XG42 C#BE12# C#BE13#
- XG42 C#BE14# C#BE15#
- XG42 C#BE16# C#BE17#
- XG42 C#BE18# C#BE19#
- XG42 C#BE20# C#BE21#
- XG42 C#BE22# C#BE23#
- XG42 C#BE24# C#BE25#
- XG42 C#BE26# C#BE27#
- XG42 C#BE28# C#BE29#
- XG42 C#BE30# C#BE31#

NVDRAM
PCI
USB

Strap information:

	H	L
PCILV_ALE# Strap Intel Anti-Theft Technology HDD Data Protection Enable	Enable	Disable
PCILK# Strap DMI Termination Voltage		




NV_ALE: Strap Intel Anti-Theft Technology HDD Data Protection Enable. (H: enable)
NV_CLE: Strap DMI Termination voltage


- NV_RCOMP# AV2
- NV_RB# AV7
- NV_WRO_RE# AV8
- NV_WRO_RB# AV8
- NV_WRT_CK0 AV11
- NV_WRT_CK1 BE8

K42Jv	Recommad settings
0 USB P#0	
1 USB P#1	
2 USB P#2	
3	
4	
5	
6	
7	
8 WiFi/WiMax	
9 Camera	
10	
11	
12 BT (1.1)	
13	

- USBPN# J18
- USBPF# A18
- USBPI# C18
- USBPI# N20
- USBPP# P20
- USBPP# J20
- USBPP# L20
- USBPN# G20
- USBPN# A20
- USBPF# C20
- USBPI# M22
- USBPI# B21
- USBPP# J22
- USBPN# F22
- USBPP# E22
- USBPI# A22
- USBPI# C22
- USBPI# G24
- USBPI# H24
- USBPI# L24
- USBPI# M24
- USBPI# N24
- USBPI# P24
- USBPI# Q24
- USBPI# R24
- USBPI# S24
- USBPI# T24
- USBPI# U24
- USBPI# V24
- USBPI# W24
- USBPI# X24
- USBPI# Y24
- USBPI# Z24



Place within 500 mils of ICH



PCI_PME#: Internal PU to suspend plane.
change to PCI_CLK4 to sync ICS364



GNT0#,GNT1#: Boot BIOS Strap.

Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)


Sampled on rising edge of PWROK

GNT3#: A16 swap override Strap/ Top-Block swap override jumper





Low=Enabled A16 swap override/ Top-Block swap override
High=Default














POWER按照提供的default值調節電壓




All GPIOs are reset to the default state by CP9h reset except GPIO24.
GPIO 27=Enable VCCVRM Low=disable. Default internal pull up.




















Update 1105 (R2.0)




HDA_SYNC: Select VCCVRM 1.5V or 1.8V (IPD)
 Low: 1.8V
 High: 1.5V

GPIO27 NC:enable internal regulator for:
 VccAClk VccapllEXP
 VccFDIPLL VccSATAPLL








ER-13
PR-01


C.G ICS9LVS3162 (06G011610011) B ver.

ICS9LRS3197 output with integrated 33ohm series resistor





Layout note:
VDD_3.3: 5pin -->0.1uF to each pin
VDD_IO : 2pin -->0.1uF to each pin

place on LPC_EC bus






Update 1105 (R2.0)







For PU / PD

For EC Reset




06G042030010
EMBEDDED CONTROLLER IT8570E
ITE LQFP-128L REV.A




Note: Clad=12.5PF
place close to EC

If IT8500 BX and future version are used and internal clock is selected, please


- Mount R3502 and R3509
- Un-Mount X3001, C3016, C3017




TouchPad




1.0 EMI test need mount C3133 and C3134



Keyboard Connector



EMI Request




<Variant Name>

Thermal Policy


Input 1(sensor)

Input 2(thermtrip)


Output (shut down)




POWER GOOD DETECTOR




GPU Thermal Sensor



CPU Thermal Sensor








PWM Fan








<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer:
Size Custom	Project Name K42Jv	Rev 108
Date: Thursday, February 11, 2010		Sheet 34 of 96





		Title : ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
C	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	35 of 95




ANALOG MOAT



SPEAKER



For 4 ring headset device:
 MGRl:mount R3746,R3743
 MGRl:mount R3744,R3745




MGRl device must change PHONE JACK, when you use.

ASUS PN : 12G140011074

HP and MIC

Internal MIC and AMP



2.0 update for EMI


near LVDS CON

		Title : AUD ****	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name	Rev	
Custom	K42Jv	1.01	
Date: Thursday, February 11, 2010		Sheet	39 of 96

<Variant Name>


		Title : ***	
ASUSTek Computer Inc.		Engineer: JAY_TSAI	
Size A3	Project Name K42Jv	Rev 1.0G	
Date: Thursday, February 11, 2010		Sheet 40 of 96	

Reference Resistance







D3E Enable/Disable



R3309	R3308	D3E
Unmount	Mount	Enable
Mount	Unmount	Disable





- 21 PCH_C_LAN_N
- 21 PCH_C_LAN_P
- 21 POE_TX_LAN_P
- 21 POE_TX_LAN_N
- 21 POE_RX_LAN_N
- 21 POE_RX_LAN_P






Card Insert: Pin.10 and Pin.12 are Shorted.
 Card not Insert: Pin.10 and Pin.12 are Opened.
 Write Protect: Pin.11 and Pin.12 are Opened.
 Write Enable: Pin.11 and Pin.12 are Shorted.




Switch Regulator







Serial EEPROM




		Title : ***	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY_TSAI	
Size	Project Name		Rev
Custom	K42Jv		1.3
Date: Thursday, February 11, 2010		Sheet	42 of 99

LPC Debug Port


















Camera USB






1.0 EMI test need mount D4506 and D4507













ODD




HDD (1st)







0125 Add 8 pin WtoB connector




PR-07



PR-08




Charge LED



Cap. Lock LED


PWR LED



HDD LED




WLAN LED


Change LED part number









For CPU





For GPU





For 橢圓定位孔




HHD 呼吸孔








GPU 1000110




CPU 1000010

ASUS		Title : VENTURA	
ASUSTeK COMPUTER INC. NB4		Engineer: JAY TSAI	
Size A4	Project Name K42JV		Rev 1.0
Date: Thursday, February 11, 2010		Sheet	70 of 96




Un check
(PARK PECLK_REQ# change pull low, or not)
(check power team is suggested VAXG_CLK_EN#)



PEX => Processor to dGPU
EXP => dGPU to Processor

PCIENB_RXP[15:0]	PCIENB_RXN[15:0]	PCIENB_RXP[15:0]	PCIENB_RXN[15:0]	PCIENB_RXP9	PCIENB_RXN9	PCIENB_RXP1	PCIENB_RXN1	PCIENB_RXP2	PCIENB_RXN2	PCIENB_RXP3	PCIENB_RXN3	PCIENB_RXP4	PCIENB_RXN4	PCIENB_RXP5	PCIENB_RXN5	PCIENB_RXP6	PCIENB_RXN6	PCIENB_RXP7	PCIENB_RXN7	PCIENB_RXP8	PCIENB_RXN8	PCIENB_RXP9	PCIENB_RXN9	PCIENB_RXP10	PCIENB_RXN10	PCIENB_RXP11	PCIENB_RXN11	PCIENB_RXP12	PCIENB_RXN12	PCIENB_RXP13	PCIENB_RXN13	PCIENB_RXP14	PCIENB_RXN14	PCIENB_RXP15	PCIENB_RXN15			
21	21	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
07155	07155	07157	07158	07159	07160	07161	07162	07163	07164	07165	07166	07167	07168	07169	07170	07171	07172	07173	07174	07175	07176	07177	07178	07179	07180	07181	07182	07183	07184	07185	07186	07187	07188	07189	07190	07191	07192	
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
10KOhm	10KOhm	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V	0.1uF/18V		
TX0+	TX0-	TX0+	TX0-	TX1+	TX1-	TX1+	TX1-	TX2+	TX2-	TX3+	TX3-	TX4+	TX4-	TX5+	TX5-	TX6+	TX6-	TX7+	TX7-	TX8+	TX8-	TX9+	TX9-	TX10+	TX10-	TX11+	TX11-	TX12+	TX12-	TX13+	TX13-	TX14+	TX14-	TX15+	TX15-	TX15+	TX15-	

PEX_IOVDD01	AK17
PEX_IOVDD02	AK21
PEX_IOVDD03	AK24
PEX_IOVDD04	AK27
PEX_IOVDD05	AK27
PEX_IOVDD01	AG11
PEX_IOVDD02	AG12
PEX_IOVDD03	AG13
PEX_IOVDD04	AG15
PEX_IOVDD05	AG16
PEX_IOVDD06	AG17
PEX_IOVDD07	AG18
PEX_IOVDD08	AG22
PEX_IOVDD09	AG23
PEX_IOVDD010	AG24
PEX_IOVDD011	AG25
PEX_IOVDD012	AG26
PEX_IOVDD013	AG14
PEX_IOVDD014	AG15
PEX_IOVDD015	AG16
PEX_IOVDD016	AG17
PEX_IOVDD017	AG18
PEX_IOVDD018	AG22
PEX_IOVDD019	AG23
PEX_IOVDD020	AK20
PEX_IOVDD021	AK23
PEX_IOVDD022	AK26
PEX_IOVDD023	AK29
PEX_IOVDD024	AK16
PEX_IOVDD025	AK16




0.1uF*4 (0402) X5R
1uF*4 (0402) X5R
4.7uF*2 (0603) X5R
10uF*2 (0805) X5R
22uF*2 (0805) X5R

for NV DG suggestion

0.1uF*4 (0402) X5R
1uF*4 (0603) X5R
1uF*4 (0603) X5R
4.7uF*2 (0805) X5R

We use




0.1uF*1 (0402) X7R
1uF*1 (0402) X5R
4.7uF*1 (0603) X5R

for NV DG suggestion

0.1uF*1 (0402) X5R
1uF*1 (0603) X5R
4.7uF*1 (0805) X5R @

We use

PEX_TX0	AM17
PEX_TX0_N	AM17
PEX_RX0	AN17
PEX_RX0_N	AN17
PEX_TX1	AM18
PEX_TX1_N	AM18
PEX_RX1	AN18
PEX_RX1_N	AN18
PEX_TX2	AM19
PEX_TX2_N	AM19
PEX_RX2	AN19
PEX_RX2_N	AN19
PEX_TX3	AM20
PEX_TX3_N	AM20
PEX_RX3	AN20
PEX_RX3_N	AN20
PEX_TX4	AM21
PEX_TX4_N	AM21
PEX_RX4	AN21
PEX_RX4_N	AN21
PEX_TX5	AM22
PEX_TX5_N	AM22
PEX_RX5	AN22
PEX_RX5_N	AN22
PEX_TX6	AM23
PEX_TX6_N	AM23
PEX_RX6	AN23
PEX_RX6_N	AN23
PEX_TX7	AM24
PEX_TX7_N	AM24
PEX_RX7	AN24
PEX_RX7_N	AN24
PEX_TX8	AM25
PEX_TX8_N	AM25
PEX_RX8	AN25
PEX_RX8_N	AN25
PEX_TX9	AM26
PEX_TX9_N	AM26
PEX_RX9	AN26
PEX_RX9_N	AN26
PEX_TX10	AM27
PEX_TX10_N	AM27
PEX_RX10	AN27
PEX_RX10_N	AN27
PEX_TX11	AM28
PEX_TX11_N	AM28
PEX_RX11	AN28
PEX_RX11_N	AN28
PEX_TX12	AM29
PEX_TX12_N	AM29
PEX_RX12	AN29
PEX_RX12_N	AN29
PEX_TX13	AM30
PEX_TX13_N	AM30
PEX_RX13	AN30
PEX_RX13_N	AN30
PEX_TX14	AM31
PEX_TX14_N	AM31
PEX_RX14	AN31
PEX_RX14_N	AN31
PEX_TX15	AM32
PEX_TX15_N	AM32
PEX_RX15	AN32
PEX_RX15_N	AN32





0.1uF*3 (0402) X7R
1uF*1 (0402) X5R
4.7uF*1 (0603) X5R

for NV DG suggestion

0.1uF*2 (0402) X5R
1uF*1 (0603) X5R
4.7uF*1 (0805) X5R @

for NV DG suggestion




1uF*1 (0402) X5R
4.7uF*1 (0603) X5R

for NV DG suggestion


1uF*1 (0603) X5R
4.7uF*1 (0805) X5R

We use

























































































N1P-GS1
part number 02G190017103

Test mode: could be connect to Gnd,
for not using testmode




0.01uF*4 (0402) X7R
 0.047uF*3 (0402) X7R
 0.1uF*6 (0402) X5R We use
 4.7uF*2 (0805) X5R
 0.1uF*3 (0402) X7R for NV DG suggestion
 4.7uF*2 (0603) X5R







CRT (DAC/A)



- 470pF*1 (0402) X7R
 - 4700pF*1 (0402) X7R
 - 100nF*3 (0402) X7R
 - 1uF*1 (0402) X5R
 - 4.7uF*1 (0603) X5R
- for NV DG suggestion

DAC/B NO USE



- 0.1uF*2 (0402) X7R
 - 1uF*2 (0402) X5R
 - 4.7uF*2 (0603) X5R
- for NV DG suggestion


XTAL_IN, XTAL_OUT
3.3V tolerance

Option /SSC and /XTAL unmount

Ask to FAE if necessary or not

GPU	IFP A	IFP B	IFP C	IFP D
GB1-128	LVDS (Single Link)	LVDS (Dual Link)	HDMI	DisplayPort (unused)


LVDS (IFPAB)



0.1uF*2 (0402)
1uF*1 (0402)
4.7uF*1 (0603)
for NV DG suggestion


Follow K42Jr and NV pull up 4.7k ohm to 3.3 (please chenk page 49)

HDMI (IFPC)







0.1uF*2 (0402)
1uF*1 (0402)
4.7uF*1 (0603)
for NV DG suggestion

DP (IFPD)



IFPEF is unused






I2CH HDPC Interface

For N11x (40 nm), an external HDCP ROM is not required. HDCP functionality is embedded in the GPU. External connections are not required to support HDCP.

Strap

Check with FAE

Pull up (GPU type) -- R7615
N11P-GS1 (40nm) => 45.3K ohm



Pull down (Memory type)
N11 64*16 DDR3
SAMSUNG => 20K (R7642)
HYNIX => 15K (R7636)

Table 13-5. Multilevel Strapping Options

Physical Strapping Pin	Power Rail	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SO	VDD33	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	VDD33	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	VDD33	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	VDD33	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	VDD33	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	VDD33	USER[3]	USER[2]	USER[1]	USER[0]



I2C ASSIGNMENTS




- I2CA: CRT --3V
- I2CB: N/A
- I2CC: LVDS (EDID)
- I2CS: Slave for GPU internal thermal
- I2CH: HDCP
- IFPC_AUX_I2CW: HDMI --3 V
- IFPD_AUX_I2CX: DP --3 V
- IFPE_AUX_I2CY: N/A
- IFPF_AUX_I2CZ: N/A

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	n/a	n/a	P.75
1	IN	-	IFPC HPD-C (HDMI) p.75
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	-	NVDD VID 0
6	OUT	-	NVDD VID 1
7	OUT	-	NVDD VID 2
8	I/O	LOW	OVERT THERMAL ALERT
9	I/O	LOW	MEM_VID FWR_CRT1
10	OUT	-	Memory VREF switch
11	I/O	LOW	SLI raster sync
12	IN	-	AC DETECT
13	OUT	-	MEM_VID
14	OUT	-	FWR_CRT1
15	IN	-	IFPE HPD-E
16	OUT	-	FAN_PWM
17	IN	-	Reserved
18	IN	-	Reserved
19	IN	-	IFPD HPD-D (DP) P.75
20	IN	-	Reserved
21	IN	-	IFPF HPD-F
22	IN	-	SLI swap ready signal
23	I/O	-	

GPIO







- 4700pF*2 (0402) X7R
 - 0.01uF*6 (0402) X7R
 - 0.022uF*4 (0402) X7R
 - 0.047uF*3 (0402) X7R
 - 0.22uF*2 (0603) X7R
 - 1uF*1 (0603) X5R
 - 4.7uF*1 (0603) X5R
- for NV DG suggestion
- 0.1uF*15 (0402) X5R
 - 0.22uF*2 (0603) X7R @
 - 1uF*1 (0603) X5R
 - 4.7uF*1 (0603) X5R
- We use

- ER-01 : For VTT Power adjustable and DRAM power fix
- ER-02 : Exchange PIN 2 and PIN 3 connection and Power rail chagne from +3VS to +5VS.
- ER-03 : Add /Ven lable for Ventura option.
- ER-04 : According GPU strap define setting to P.D.
- ER-05 : LCD backlight control change to accord DESIGN IP.
- ER-06 : Change R2404 to 330HM for EA measurement.
- ER-07 : Unmount External thermal sensor change to use DGPU internal thermal sensor.
- ER-08 : According for VTT power default setting.
- ER-09 : To change from +1.8VSG to +1.5VSG.
- ER-10 : PCB ID change from SR to ER setting.
- ER-11 : ALC269 ver B. must add 10K P.U for PD# pin.
- ER-12 : Modify Crystal Rd location and add /USB30 lable.
- ER-13 : For Smart33 Down freq. and reserve over clock design.
R2933 mount 4.7K 0603 at ER stage.
- ER-14 : Modify power rail to +5VS_AUDIO.
- ER-15 : R3631 change from 10K to 0R.
- ER-16 : Setting DGPU Vcore default power to 0.8V.
- ER-17 : Unmount R7520,R7521 from vendor suggestion.
- ER-18 : Reserve vendor solution add 0R for bypass other circuit.
- ER-19 : Change USB port to 2.0 connector and design only for USB 2.0.
- ER-20 : For line-in channel ,HP jack sensor must change to 10K.
- ER-22 : To resolve "3622146 A Voltage Spike on Graphics Core Rail (Vaxg) to 1.5V seen during system shutdown"change from 4.7K to 470 OHM.
- ER-23 : Follow Design IP,change to P.D.
- ER-24 : Change mount for smart 33 control Vcore power.
- For cost down and short jump ,Please search "C.D"


- PR-01 : Change R2933 to 10K 0402.
- PR-02 : Mic bias voltage change from +5VS_AUDIO to CODEC's PIN28(integrated regulator).To avoid MIC noise by drity power.
- PR-03 : Change R3631 from 0R to short jump.
- PR-04 : Add level shift circuit.
- PR-05 : Del RN9250.
- PR-06 : Add for pop and click sounds.
- PR-07 : Change for B to B re-design.(copy from K42JC schematic)
- PR-08 : EMI/ESD request.
- PR-09 : Add MGRL of headset device design.
- PR-10 : According to vendor suggestion.(45K change to 45.3K)
- PR-11 : Bypass INT. MIC amplifier.
- PR-12 : VTT,+1.5V,VCORE power set to default normal power rails.
- PR-13 : Codec IC(ALC269) change from VB2 to VB5.
- PR-14 : PCB ID change from ER to PR setting.






Power stage	
+5VSUS:	+3VSUS:
1. I/P Current: $I_{in} = V_o / I_o / (0.75 \cdot V_{in}) = 1.75A$	1. I/P Current: $I_{in} = V_o / I_o / (0.75 \cdot V_{in}) = 0.8A$
2. Ripple Current: $I_{rip} = 2.63A$	2. Ripple Current: $I_{rip} = 1.13A$
3. Dynamic: $I_{peak} = 5A$ $ESR / 1 = 1.5m\Omega$ $V = 75mV$	3. Dynamic: $I_{peak} = 3.3A$ $ESR / 1 = 15m\Omega$ $V = 49.5mV$
4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$	4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$
5. MOSFET Spec: H-side MOSFET: SI7326 L-side MOSFET: 7326	
Rds(ON) = 30mΩ (Vgs=4.5V) I cont = 6.5A (T=25°C) I peak = 10A (Pause=10us)	
Rds(ON) = 30mΩ (Vgs=4.5V) I cont = 6.5A (T=25°C) I peak = 10A (Pause=10us)	

Controller	
+5VSUS:	+3VSUS:
1. Voltage & Current: +5VSUS: 5V & 3A	1. Voltage & Current: +3VSUS: 3.3V & 3A
2. Frequency: F=400KHZ	2. Frequency: F=500KHZ
3. OCP: Set PR8701=200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$	3. OCP: Set PR8703=200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} * 1000000 = 6.6A$
4. Soft start time: The Soft Star duration is 2ms	4. Inrush Current: $C_{total} = 66\mu F$ $I_{inrush} = 0.109A$
5. Inrush Current: C total = 88 uF I inrush= 0.22 A	





$V_{out} = (PR8223 / (PR8221 + PR8222)) \cdot (V_{sense})$

Need EE modify Netname
 >>> DGPU_VCORE_I_SEN 30

(30.7A)
 0.8V~0.95V
 +VGA_VCORE

PWRCNTL_1	PWRCNTL_0	VGA_VCORE
0	0	0.801V
0	1	0.852V
1	0	0.901V
1	1	0.952V


Controller

- 1. Voltage & Current:**
 +1.2VSUS: 16A
- 2. Frequency:**
 $T_{on} = 3.85p \cdot R_{t(on)} / V_{in} - 0.3us$
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 500KHZ$
- 3. Soft start time:**
 Soft-Star duration is 1.35ms
- 5. Inrush Current:**
 C total = 220uF
 $I_{inrush} = 0.163A$

Set PR8107=21.5kohm
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 26A$

Power stage

- 1. I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$
- 2. Ripple Current:**
 rripple=3.74A
- 3.ripple voltage:**
 $I_{peak} = (v_{in}-v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
 $DCR = 3.3mohm$
 $V = 6.831mV$
- 4. Inductor Spec: 3. OCP:**
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $DCR = 5.5mohm$
- 5. MOSFET Spec:**
 H-side and L-side MOSFET:
 $R_{ds(on)} = 16.5mOhm (V_{gs} = 4.5V)$
 $I_{cont} = 30A (T = 25)$
 $I_{peak} = 120A (Pause < 10us)$



VTT_CPU_SEL1	VTT_CPU_SEL2	+VTT_CPU	
0	0	1.041V	DV3
0	1	1.059V	DV2
1	0	1.078V	DV1
1	1	1.097V	Normal

Controller

- Voltage & Current:**
+VCCP: 1.05V@10A
- Frequency:**
Ton=3.85p*Rt(on)/Vin-0.3us
Frequency=Vout/(Vin*Ton)=500KHZ
- OCp:**
Set PR7343=18KOhm
Iocp=Rocp*20/Rds(on)=22A
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
C total = 200 uF
I inrush= 0.16 A

Power stage

- I/P Current:**
I in = Vo*Io/(0.75 * Vin)=2.3 A
- Ripple Current:**
Iripple=2.8A
- Dynamic:**
Ipeak=1.98A
DCR=3.3mohm
V=6.534mV
- Inductor Spec:**
Isat=16A
I dc=11A
DCR=9mOhm
- MOSFET Spec:**
H-side and L-side MOSFET: RJK0355DPA-00-JO WPAK
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)





ASUS Logo

Title : Power_+VCCP

ASUSTeK COMPUTER INC Engineer:


Size	Project Name	Rev
Custom		1.0


Date: Thursday, February 11, 2010 Sheet 83 of 1



Controller	Power stage
<p>1. Voltage & Current:</p> <p>+1.8V/+1.8V&12A</p> <p>2. Frequency:</p> <p>$T_{on}=3.85p \cdot R_t(on) \cdot V_o/V_{in}-05$ $Frequency=V_{out}/(V_{in} \cdot T_{on})=500KHZ$</p> <p>3. OCP:</p> <p>Set PR7343=18kohm $I_{ocp}=R_{ocp} \cdot 20/R_{ds(on)}$ $=20 \cdot 18.5 / 16.5 = 26A$</p> <p>Soft-Star duration is 1.35ms</p> <p>5. Inrush Current:</p> <p>C total = 100uF $I_{inrush}=0.133A$</p>	<p>1. I/P Current:</p> <p>$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.947A$</p> <p>2. Ripple Current:</p> <p>$I_{ripple}=2.342A$</p> <p>3. Ripple Voltage:</p> <p>$I_{peak}=(v_{in}-v_o) \cdot D / (L \cdot F_{sw})=3.25A$ $DCR=3.3mohm$ $V=10.75mV$</p> <p>4. Inductor Spec:</p> <p>$I_{sat}=36A$ $I_{dc}=18A$ $DCR=3.3mohm$</p> <p>5. MOSFET Spec:</p> <p>H-side and L-side MOSFET: $R_{ds(on)}=16.5mOhm$ ($V_{gs}=4.5V$) $I_{cont}=30A$ ($T=25$) $I_{peak}=120A$ (Pause<10us)</p>


<Variant Name>

		Title: Power_good_detector	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Thursday, February 11, 2010		Sheet	86 of 1



<Variant Name>

		Title : Power_for_test
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom		1.0
Date: Thursday, February 11, 2010	Sheet	87 of 1



Need EE modify Netname
 $V_{out} = (PR8843 + PR8841 + PR8842) / (V_{sense})$

(45A)


- Controller**
- Voltage & Current:**
Vcore=1.05V/45A
 - Frequency:**
CCM:Fsw=300*33/RFS=300KHZ
 - OCp:**
Vocset=25*Ilm*Rsense
Ilm=35.5*2=71A
Slew rate:
Slewrate=Iss/PC7810=100uA/10nF=10mV/uS
 - Inrush current:**
C total = 880 uF
I inrush= 0.154 A
 - Drop Resistance:**
Rdroop=R1/R2*10*Rsense=2mohm

- Power stage**
- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.85 \cdot V_{in}) = 2.93 A$
 - Ripple Current:**
Iripple=7.04A Vrip=15.85mV
 - Dynamic:**
Ipeak=45A
ESR=2.25mohm
V=91.1mV
 - Inductor Spec:**
Idc=38.8A
Itemp=32.5A
DCR=1.1mOhm
 - MOSFET Spec:**
H-side MOSFET: RJK0355 L-side MOSFET: RJK0353
Rds(on)=16.5mOhm (Vgs=4.5V) Rds(on)=7.6mOhm (Vgs=4.5V)
Icont=30A (T=25) Icont=35A (T=25)
Ipeak=120A (Pause=10us) Ipeak=140A (Pause<10us)
 - CPU MLCC:** 16'10uF

Feature disabled	000	001	010	011	100	101	110	111
500 Core Max 520 A	20	000	001	010	011	100	101	110
200A< Ioc.Core Max 530 A	40	001	010	011	100	101	110	111
30A< Ioc.Core Max 540 A	40	011	100	101	110	111		
40A< Ioc.Core Max 550 A	60	101	110					
50A< Ioc.Core Max 560 A	70	110						
60A< Ioc.Core Max 570 A	70	110						
70A< Ioc.Core Max 580 A	90	111						

- VID[2:0] "Reserved" - default VID[2:0]='111' - option to change default should be provided on the motherboard.
- VID[3] will be used to provide IMON gain setting to CPU during CSC (see Section 3).
- VID[6] "Reserved" - default VID [6]='0' - option to change default should be provided on the motherboard.
- DPRSLPVR will be used to identify type of CPU core VR controller. DPRSLPVR='1' for IMVP-6.3-compliant controller.
- PS1# - "Reserved" - default PS1#='0' - option to change default should be provided on the motherboard.

VCORE_SEL1	VCORE_SEL2	+VCORE
0	0	VID - 23.9mV
0	1	VID - 17.4mV
1	0	VID - 12.9mV
1	1	VID



- 1. Adapter Threshold: 17.41V**
 $17.41 = (PR9213 + PR9216) / PR9216 * 1.25$
- 2. AP4835 ID=9.2A**
- 3. MB39A132_VREF= 5.0V**
- 4. Input limit:**
 $65W: I_{limit_current} = (V_{adj} - 1.075) / (25 * R_s)$
 $= (1.646 - 0.075) / 25 * 0.02 = 3.14A$
 330K-162K
90W: 100K-86.6K :I_{limit_current}=4.49A
- 5. Charging VoltageLI**

VSET_EC	2S	3S	4S
2.9894	3.399	12.598	16.797

- 6. Charging currentLI**

ISET_EC	ICHG	Ps
1.3071	1492	1P
2.1094	2500	2P
3.3	3996	3P

Power stage


- 1. I/P Current(3S2P):**
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 2.21A$
- 2. Ripple Current(3S2P):**
 Irripple=1.18A
- 3. Inductor Spec:**
 Isat=4.4A
 Idc=3.8A
 DCR=35mohm
- 4. MOSFET Spec:**
 Idc= 6.5A/5.0A
 Pdcon=22/30mohm
 Vgsth=0.8-1.8V


Controller

- 1. Frequency:**
 $f_{osc}(KHz) = 17000 / RT (KOhm)$
 $f_{osc}(KHz) = 17000 / 33K = 515KHz$
- 2. OCP:**
 $I_{oc} = 0.2 / R_s = 10A$
- 3. Soft start time:**
 $t_s(s) = 0.26 * CS(uF) = 0.26 * 0.1 = 26ms$
- 4. Inrush current(3S):**
 $I_{inrush} = C * V / t = 9.7mA$


EC Code: 202

<Variant Name>

		Title : Power_Charger
ASUSTek Computer INC.		Engineer: Lily_Ji
Size	Project Name	Rev
A3	F83T	2.1G
Date: Thursday, February 11, 2010		Sheet 90 of 1



0.75VS / 0.5A




1.5V_SEL1	1.5V_SEL2	+1.5V	
0	0	1.483V	DV3
0	1	1.506V	DV2
1	0	1.538V	DV1
1	1	1.561V	Normal

Controller

- Voltage & Current:**
+1.2VSUS: 16A
- Frequency:**
Ton=3.85p*RI(on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)=500KHZ
- OCp:**
Set PR107=21.5kohm
Iocp=Rocp*20/Rds(on)=26A
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
C total =220uF
I inrush=0.163A


Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$
- Ripple Current:**
Irripple=3.74A
- ripple voltage:**
 $I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=3.3mohm
V=6.831mV
- Inductor Spec:**
Isat=25A
I_{dc}=15.5A
DCR=5.5mohm
- MOSFET Spec:**
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
I_{cont}=30A (T=25)
I_{peak}=120A (Pause<10us)




- Controller**
- Voltage & Current:**
+VGFX_CORE:1V/15A
 - Frequency:**
 $T_{on} = C_{ton} * (R_{ton} + 6.5K)$
 $C_{ton} = 16.26PF$
 $f_{sw} = 309KHZ$
 - OC:**
 $V_{ocest} = 40\% I_{lim} * R_{sense}$
 $I_{max} = 30A$
 - On time:**
 $T_{on} = T_{sw} * (V_{fb} + 0.075) / V_{in} = 354ns$
 - Load Line:**
 $R_{droop} = A\% * R_{sense} * R1/R2 = 7mohm$


- Power stage**
- I/P Current:**
 $I_{in} = V_o / (0.75 * V_{in}) = 1.33 A$
 - Ripple Current:**
Ripple=3A
 - Ripple Voltage:**
Ripple=Ripple*ESR=13.5mV
 - Dynamic:**
 $I_{peak} = 10A$
ESR=4.5mohm
 $V = 40.5mV$
 - Inductor Spec:**
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $R_{dcmax} = 5.5mOhm$
 $R_{dcmtyp} = 5mOhm$
 - MOSFET Spec:**
H-side and L-side MOSFET:RJK0355
 $R_{ds(on)} = 11.8mOhm (V_{gs} = 4.5V)$
 $I_{cont} = 30A (T = 25)$
 $I_{peak} = 120A (Pause = 10us)$



VCORE_SEL1	VCORE_SEL2	+VGFX_CORE
L	L	VID - 26.8mV
L	H	VID - 15.3mV
H	L	VID - 11.5mV
H	H	VID



<Variant Name>

		Title : Power_+VCCP
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
C		1.0
Date: Thursday, February 11, 2010		Sheet 98 of 1

D

D

C

C


B


B

A

A


<Variant Name>

		Title : Power_VCCP
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
A3		1.0
Date: Thursday, February 11, 2010		Sheet 94 of 1



Power On Sequence
1 → 26

AC-IN Mode



DC-IN Mode

